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[571 ABSTRACT 
A controlled in situ etch-back technique is disclosed in 
which an etch melt 17 and a growth melt 18 are first 
saturated by a source-seed crystal 15 and thereafter 
etch-back of a substrate 14 takes place by the slightly 
undersaturated etch melt, followed by LPE growth of a 
layer by the growth melt, which is slightly supersatu- 
rated. 
19 Claims, 2 Drawing Figures 
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ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
THE FIELD OF THE INVENTION 
The present invention generally relates to liquid 
phase epitaxy (LPE) growth of layers and, more partic- 
ularly, to a process for the controlled removal of a 
surface layer at the interface between a substrate and a l5 
layer which is grown epitaxially, by in situ etch-back. 
DESCRIPTION OF THE PRIOR ART 
10 
In liquid-phase growth of n on n+ epitaxial layers of 
semiconductors e.g. GaAs, a high resistivity layer often 
forms during the high temperature (e.g. 700"-800" C.) 
melt equilibrium period, prior to growth. Similar high 
resistivity layer formation has occured in vapor phase 
epitaxy (VPE) of n on n+ layers. An anomalous p-type 
conducting layer has also been observed in both LPE 
and VPE growth on a semi-insulating substrate mate- 
rial. 
Various techniques have been proposed for in situ 
surface layer removal, prior to LPE growth. These 
techniques are often referred to as in situ etch-back, for 
etching back the substrate inside the growth furnace 
just prior to LPE growth. The most common technique 
is to use two melts: a pure etch melt for the etch-back 
and a saturated melt for the growth. Prior to growth the 
substrate is moved under the pure etch melt where it 
etches at a known rate e.g. 100 pm/min at 750" C. for 
Ga. Unless the melt is replaced after each etchback, the 
etch rate decreases as the etch melt becomes more and 
more nearly saturated. 
Another common technique is to perform the etch- 
back and growth in the same melt. Etching is instigated 
by either raising the temperature of a saturated melt, 
with the substrate still in contact, or by sliding the sub- 
strate under a partially undersaturated melt. The melt is 
then cooled and growth initiated as the melt tempera- 
ture decreases below its saturation point. Generally, 
poorer surface morphology results from this techinque 
in comparison with the technique in which two separate 
pure melts are used. In either one of these techniques 
the depth of etching and therefore the extent of layer 
removed is not easily controlled, since the rate of etch- 
ing is variable as in the above method or very rapid as 
in the case of the pure gallium melt. 
SUMMARY OF THE INVENTION 
The present invention is directed to an in situ etch- 
back process to remove the high resistivity or unwanted 
surface layer in a controlled manner just prior to the 
growth of an epitaxial layer, i.e. the total layer thickness 
which is to be removed can be measured and the etch 
rate calibrated. The process requires two melts, an etch 
melt and a growth melt. Initially, the etch melt satura- 
tion is established at a temperature AT, below the 
growth melt saturation temperature. Just prior to 
growth, with the growth melt at its saturation tempera- 
ture, the substrate is moved under the A T  undersatu- 
rated etch melt, where a previously predetermined (by 












After the desired etch-back, the substrate is moved 
directly to the growth melt and an epitaxial layer is 
grown, from a slightly supersaturated growth melt. 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
be best understood from the following description when 
read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a multiline diagram of a boat and slider in a 
reactor in different relative positions, useful in explain- 
ing the steps of the inventive process; and 
FIG. 2 is a two-dimensional diagram of etch-back 
depth vs time, useful in further explaining the invention. 
DETAILED DESCRIPTION OF THE 
DRAWINGS 
In the following description, the invention will be 
described in connection with epitaxially growing a 
layer of GaAs on a GaAs substrate. However, as will 
become apparent, the invention is not limited thereto. 
The various steps of the process of the invention are 
performed inside a standard LPE reactor. In lines a-e of 
FIG. 1, to which reference is made, the reactor's boat 
11 and slider 12 are shown in different relative positions, 
as a function of the steps of the process to be described. 
The slider is assumed to contain a GaAs source-seed 
(SS) crystal 15 and a GaAs substrate (SUB) 14, while 
the boat contains two melts-an etch melt 17 and a 
growth melt 18. 
Initially, the slider is loaded with SS 15 and the SUB 
14 and the boat is loaded with melts 17 and 18. Then a 
standard bakeout of the reactor takes place in a flowing 
hydrogen ambient. For the case of a bakeout tempera- 
ture different from the melt saturation temperature, the 
temperature of the reactor is then changed to the satura- 
tion temperature of the etch melt 17, herein defined as 
Tes, where the subscript es designates "etch saturation". 
In one case, Tes= 745" C. Tes is A T  below the saturation 
temperature of the growth melt, defined as Tgs. Thus, 
After baking out and adjusting the reactor to the etch 
melt saturation temperature, Tes, the source-seed 15 is 
moved under the etch melt 17, as shown in FIG. 1 line 
'a'. After a saturation period of approximately one hour, 
the bottom of the etch melt 17 is fully saturated. Then 
the source-seed 15 is moved from under the etch melt, 
as shown in line b, and the reactor temperature is set to 
increase by A T  i.e. to the saturation temperature of the 
growth melt, Tgs. When the temperature has increased 
approximately one-half degree Celsius, the slider 12 is 
moved to position the source-seed 15 under the growth 
melt 18, as shown in FIG. 1 line c. At this position and 
temperature (Tgs) the growth melt 18 is saturated by the 
source-seed 15 for approximately one hour. Then cool- 
ing is initiated, with the source-seed 15 still in contact 
with the growth melt 18, as shown in line c. 
At a temperature T, (the temperature at which etch- 
ing occurs) roughly 1.5"-2" C. lower than Tgs, which in 
our case was 752' C., i.e. at about 750"-750.5" C. the 
slider 12 is moved to position the substrate 14 under the 
etch melt 17, as shown in line d. It should be pointed out 
that at this temperature range, i.e. 750"-750.5" C. the 
etch melt 17 is slightly undersaturated, having been 
previously saturated at 745" C. while the growth melt 
18 is slightly supersaturated, having been previously 
saturated at 752" C. 
TgrTes= AT. 
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With the substrate 14 under the undersaturated etch 
melt 17 (line d) in situ etch-back of the substrate takes 
place. Such etch-back takes place under controlled 
conditions, based on the prior determination of etch- 
back depth versus time. 
This aspect may better be appreciated by referring to 
FIG. 2 which is a diagram of etch-back depth in pm VS. 
time in seconds, for several values of etch melt under- 
saturation temperature A T  (where AT=Te-Tes). As 
can be seen from FIG. 2, with A T =  5" c., i.e. with the 10 
etch melt saturation temperature at 745" c . 7  when the 
substrate is etched back by the undersaturated etch melt 
e.g. 750"-750.5" C., the etch-back rate is initially very 
than 0.01 pm/sec. 
the thickness of the desired layer which is to be etched 
back, the etch-back condition, such as time, as be con- 
growth melt saturation temperature and 5 degrees 
above Te. After the etching period, the growth of a 
layer on the substrate took place. Since the growth took 
place with a supersaturated growth melt at a tempera- 
5 ture of about two degrees below the growth saturation 
temperature of 752" C., as previously pointed out, the 
source-seed 19 remained in contact with the growth 
melt until just prior to the initiation of the etching, 
producing some growth on the source-seed. 
If desired, the process may be performed with a pat- 
tor of relatively low thermal mass. The temperatures of 
such a reactor can be varied rapidly than in the 
thermal reactor and particularly one in which the 
to another, the growth melt need not be saturated sev- 
perature. Rather, the growth saturation temperature 
T~~ can be only a fraction of a degree above the etching 
persaturated growth melt. 
at a temperature of a few degrees above the etch melt case of a high thermal mass reactor. Thus, with a low 
great, roughly 0.3 pm/sec, and then it tapers off to less l5 temperature can be stepped accurately from one value 
era1 degrees above the etching and layer growth tern- by knowing the etch-back depth vs* time and 
&'led to remove Only the desired surface layer. In Our 2o temperature Te and particularly the layer growth tern- 
perature, so that the layer is grown from a slightly s ~ -  an etch-back Of 1'5 pm 's sufficient to remove all electrical surface damage, such 
as the high resistivity layer. That is, with Tes=745 and 
controllably removes roughly 1.5 pm of the substrate 25 
surface in about 5-6 seconds. 
Once the etch-back has taken place (see line d) the 
For example, the growth melt may be saturated at a 
temperature T e  by a quarter or half a degree Celsius. 
Then the temperature would be quickly lowered to T, 
Te=750" c.9 AT=5" c. Thus, the in situ etch-back temperature which is only slightly above the etching 
slider 12 is moved quickly to position the etched sub- and etching performed by the growth Of the 
strate 14 under the growth melt as shown in line e of desired layer. Since the growth melt was saturated at a 
melt 17, which has become supersaturated during the is highly desirable. Also ifdesired, the growth melt may 
etch-back time. be saturated at the etching temperature i.e. Tgs=Te. 
tion, a source-seed crystal is used to saturate an etch 35 may be permitted to ramp down by a fraction Of a de- 
melt and a growth melt at selected temperatures T, and gree Celsius, SO that when layer growth takes place, it is 
Tgsrespectively, where Tgs-Tes= A T  and etching takes with a 
place at temperature T,. With T, and T,(AT=T,-T,~) Although the invention has been described that the 
fixed, the etch-back depth VS. time can be determined COnJUnCtiOn with GaAs, it should be appreciated that 
experimentally as shown in FIG. 2, for the specific 4o the inventive process is not limited thereto. It can be 
value of AT. Based thereon and with a knowledge of used for etching and epitaxially growing other materi- 
the layer thickness to be removed, the substrate etch- als. Although Particular steps of the invention have 
back takes place under controlled conditions to a prede- been described and illustrated herein, it is recognized 
termined depth thus removing only the undesired layer. that modifications and variations may readily occur to 
once the layer is removed, a desired layer is epitaxially 45 those skilled in the art and consequently, it is intended 
grown on the etched substrate from a slightly supersatu- that the claims be interpreted to cover such modifica- 
rated growth melt. tions and equivalents. 
Since the saturation of the etch melt and the growth What is claimed is: 
melt are trimmed by the source-seed crystal prior to 1. A method of etching back the top surface of a 
each growth, the reproducibility of the &&-back is 50 substrate with an etch melt, the substrate being one on 
ensured. Also, since the etch melt is separate from the which a layer of matter is to be grown epitaxially from 
growth melt, "melt memory" problems are alleviated. a growth melt, the steps comprising: 
That is, the purity of the regrown layer is not a function saturating the etch melt at a temperature, definable as 
selecting AT i.e. Te-Testo be greater than one quarter 55 saturating the growth melt at a temperature, defin- 
degree Celsius, problems of poor surface morphology able as Tgs which is greater than Tes; 
are alleviated. exposing the substrate to the etch melt at a tempera- 
In the foregoing, the invention has been described in ture definable as Te, where Tgs>Te>T, for a se- 
connection with a process which was actually per- lected period, Te being a temperature at which the 
formed in connection with a reactor with a large ther- 60 depth of etching vs. time of the substrate by the 
mal mass. As is appreciated, the temperature of such a etch melt, saturated at Tes is known; and 
reactor can not be changed abruptly. It is for this reason after said selected period exposing said substrate to 
that the temperature of the reactor was ramped up from said growth melt, to grow a layer thereon. 
Tes=745" C. to Tgs=752" C. during which the growth 2. A method of etching back the top surface of a 
melt was saturated. Thereafter, the temperature was 65 substrate as recited in claim 11 wherein T e  is greater than 
ramped down toward the desired etching temperature Tes by more than one degree Celsius. 
T ,  which in the particular example was about 750" C. 3. A method of etching back the top surface of a 
to 750.5" C. i.e. about 14 to 2 degrees C below the substrate as recited in claim B wherein said etch melt 
FIG. 1, to produce the epitaxial growth of a layer on the 30 temperature above Te> the growth take 
etched substrate by the slightly supersaturated growth place from a supersaturated growth melt, which 
In summary, in accordance with the present inven- Then as etching takes place, the reactor temperature 
supersaturated growth 
of the layer previously etched off. Furthermore, by Tes; 
4,373,989 
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and said growth melt are saturated at the temperatures, 
Tes and Tgs respectively, with a source-seed crystal. 
4. A method of etching back the top surface of a 
11. A method of etching a substrate as recited in claim 
10 wherein T e  is greater than Tes by more than one 
greater degree Celsius. 
substrate as recited in claim 3 wherein Mid substrate is 12. A method Of etching a substrate as recited in claim 
G A ~ ,  Mid growth is of G~ and A ~ ,  and 5 10 wherein said substrate, said source-seed crystal and 
said etch melt contains matter for etching the surface of said growth are GaAs and said etch contains 
matter for etching a GaAs substrate. a GaAs substrate. 
13. A method of etching a substrate as recited in claim 5. A method of etching back the top surface of a 12 where Te-Tes=AT>ao c. 
substrate as recited in claim 4 wherein said etch melt 14. A method of etching a substrate as recited in claim 
and said growth melt are saturated at the temperatures 13 wherein AT=Tgs-Tes, AT being on the order of 70 
Tes and Tgs respectively, with a source-seed crystal of C. 
GaAs. 15. A method of etching a substrate as recited in claim 
6. A method of etching back the top surface of a 14 where Tgsis on the order of 752" C. and Tesis on the 
substrate as recited in claim 5 where Te-Tes> 4' C. 
7. A method of etching back the top surface of a 16. A method of etching a substrate as recited in claim 
substrate as recited in claim 6 wherein Te-Tes=AT 15 where Te is on the order of one-and-one-half to two 
being on the order of 7" C. degrees Celsius below Tgs. 
8. A method of etching back the top surface of a 17. A method of etching a substrate prior to growing 
substrate as recited in claim 7 wherein Tgs is on the 20 epitaxially a layer of matter thereon, in a liquid phase 
order of 752" C. and Tes is on the order of 745" C. epitaxial (LPE) furnace of the type including a boat 
with a Plurality of spaced apart well% and a slider 
bottom of said wells, said slider including recesses, the 
providing an etch melt and a growth melt in two 
15 order of 745" c. 
9. A method of etching back the top surface of a 
of one-and-one-half to two degrees Celsius below Tgs. 
10. A method of etching a substrate prior to growing 
epitaxially a layer of matter thereon, in a liquid phase 
with a plurality of spaced apart wells, and a slider 
adapted to slide with respect to said boat to form the 30 
bottom of said wells, said slider including recesses, the 
steps comprising: 
providing an etch melt and a growth melt in two 
spaced apart wells in said boat; 
providing a source-seed crystal and a substrate in two 35 
spaced apart recesses in said slider; 
heating said furnace to a temperature definable as Tes 
with the slider positioned so that said source-seed 
crystal is in contact with the etch melt; 
saturating said etch melt with said source-seed crystal 40 
at Tes; 
sliding said slider so that neither said source-seed 
crystal nor said substrate is in contact with either of 
said melts; 
raising said furnace temperature to a temperature Tgs 
where Tgs>Tes; 
sliding said slider so that said source-seed crystal is in 
contact with said growth melt until said growth at a temperature Tx, where T,~>T, 
melt is saturated; sliding said slider to position said etched substrate 
lowering the furnace temperature to a temperature under said growth melt which was previously satu- 
definable at T e  where Tgs > T e  > T, rated at Tgs to grow a layer of matter thereon, from 
sliding said slider to position said substrate under said the supersaturated growth melt. 
etch melt for a selected period of time, based on a 18. A method of etching a substrate as recited in claim 
predetermined etch depth vs. time of said melt at 55 17 wherein Te=Tgs and Tx is less than Te by less than 
Te, after having been saturated at Test to etch said one degree Celsius. 
substrate to a selected depth; and 19. A method of etching a substrate as recited in claim 
sliding said slider to position said etched substrate 17 wherein TgsZTeand, TeZTm Te>T,and Tgs-T,is 
under said growth melt which was previously satu- not more than one degree Celsius. 
rated at Tgs to grow a layer of matter thereon. 
substrate as recited in claim 8 wherein Te is on the order adapted to slide with respect to said boat to form the 
25 steps comprising: 
spaced apart wells in said boat; 
spaced apart recesses in said slider; 
heating said furnace to a temperature definable as Tes 
with the slider positioned so that said source-seed 
crystal is in contact with the etch melt; 
saturating said etch melt with said source-seed crystal 
at Tes; 
sliding said slider so that neither said source-seed 
crystal nor said substrate is in contact with either of 
said melts; 
raising said furnace temperature to a temperature Tgs 
where Tgs>Tes; 
sliding said slider SO that said source-seed crystal is in 
contact with said growth melt until said growth 
melt is saturated; 
(LpE) furnace Of the type a boat providing a source-seed crystal and a substrate in two 
at a furnace temperature Of Te* where TgszTe 
sliding said slider to position said substrate under said 
etch melt for a selected period of time, based in a 
predetermined etch depth vs. time of said etch melt 
at Te, after having been saturated at Tes, to etch 
said substrate to a selected depth; and 
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